# **The CDF Silicon Detectors** Construction, Installation and Commissioning

Amitabh Lath Rutgers University

Columbia University, Feb 26, 2002









#### **Silicon Detector Basics.**



#### **Double Sided Silicon. Readout on both sides**



#### The SVX3 Chip (not to scale)



Bonding pads to

hybrid.

- Analog Front End (FE) and Digital Back End (BE)
  - FE has relatively low noise integrator and 42 cell analog pipeline with 4 buffer cells
  - <sup>•</sup> BE has comparator, ADC, and sparse readout
  - Deadtimeless:
    - " Capable of analog operations during digitization and readout

#### - Dynamic pedestal subtraction (DPS

" Enables common mode noise suppression

Analog pipeline 42 pipeline cells, one per 128 channels

Bonding pads to silicon sensor

#### Lots of wirebonds hold the system together.

- " Chip critical bonds: 310400 (chip wire bonds)
- " Ladder (module) critical bonds: 10416 (bias lines, control lines, optical links)
- " Wedge-critical: 816 (control lines)
- " Non critical bonds (single channels): 1748000 (strips)



#### Sensor, Hybrid, Chip Layout





#### Wedge structure for SVX: asking for trouble?

**Bert Gonzalez** 



ISL Carbon-Fiber Frame

ISL Ladders



SVX goes in here



#### **Problems found in Production:** jumper HV



- ' Jumper did not hold high voltage.
  - Takes signal, HV from phi side to Z side
  - signal/ground traces close to HV traces
- Took ~20 hrs to blow!
- " Solution: copper wire.
- MORAL: Don't trust electronic design features. Small is different.

#### Problems found in production: Micron sensors



- Micron Sensor (for SVX) could not be biased on both sides
  - Usual depletion bias scheme calls for +Vbias/2 on N-side, and -Vbias/2 on P-side.
- With neg. bias, noise erupted like acne on a teenager.
  - Similar to D0 noise problems.
- Solution: do not neg bias (reduces projected lifetime).

MORAL: Keep close watch on silicon vendor's QC.

#### Problems found in production: Micron sensors:



- " Micron Sensor developed "grassiness".
  - Affected 11 out of 360 ladders.
- " Ladders still ok for physics, but with reduced S/N.
- " Origin is buildup of oxide charge.
- " MORAL: Keep close watch on silicon vendor's QC.

## Problems found in production: Hammamatsu silicon



x 10

- Hammamatsu sensors rated for ~200 V (100V/side).
  - Sensors have bias capacitors built into design.
  - 3 microns of Si02 b/wn silicon and readout strip.
- During burn-in, we found
  Hammamatsu sensors produced
  "pinholes" (single-channel
  capacitor breakdown)
  beyond "infant mortality" rate.
- Solution: Can't crank bias to desired level, reduce projected lifetime.
- Moral: Don't trust vendor specs. Test.

#### **Silicon Installation**



#### **Silicon Installation**



#### All cluatera: Barrel C All cluatera: Barrel 1 All cluatera: Barrel 2 (°E) / (GB) × (E<sup>00</sup>) 20 20 20 10 -10 -20 -20 -30 -30L 20 30 x (cm) -30 -20 -10 0 10 20 30 x (cm) 20 -30 -20 -10 0 10 -30 -20 -10 10 0 30 x(cm) Clusters on tracks: Barrel0 Clusters on tracks: Barrel 1 Clusters on tracks: Barrel 2 y (cm) χ (cm), у (ст.) У Water . Br. 20 20 10 -10--20--20 -30 -30L 20 30 x (cm) -20 -10 0 10 -30 -20 -10 10 20 -30 -20 -10 0 10 20 -30 0 30 x(cm) 0 30 x(cm) Central ISL off (recovered ladders on) East, West ISL ok.

### Problems found after Installation: ISL Central Cooling

 Central ISL cannot be turned on.

ISL cooling system

has epoxy blocks.

..

- Solution: Surgery.
   Laser, fiberoptics
   (and prisms to shoot around corners).
  - Works! One line roto-rootered, recovered.
- " Moral: Full system tests.

#### Problems found after Installation: AVDD2 problem



#### **Other Problems:** Back-End state

- " Front End (analog) of chip sees charge buildup from Back End (digital).
  - Pedestal, noise for ADC can be depend on digitizer state: acquire, digitize, readout, etc. (See separate plot).
  - Can tag state by "time since L1 accept" which is part of readout.
- " Solution: Calibration tables x4 for different back end state.
  - Database people don't like us much. (700k chans: ped, noise, dnoise x4).
- " Moral: Isolate analog and digital parts.

#### One problem we did not have: Early Sensor Death like CLEO

Rø Clusters on tracks Run 117303,117370,117373



CLEO also used Hammamatsu sensors. They saw early sensor death (few krad!).

Large circular patches on their sensors had zero efficiency.

Studied early at CDF. Not a problem.

CLEO sensors have p-strips directly coupled to readout. Can give S/N ~ 50 if it works.

## **Clustering Studies**



- Put a ladder (SB3W8) in Readall mode.
  - No Dynamic Pedestal Subt,
  - No threshold applied
  - All channels readout all the time.
- Produce unbiased clusters by removing layer under consideration from track pattern recognition.
- " Make quality cuts on track, fiducial region, isolation in svx.
- " Make signal and two sideband regions in silicon of 10 strips each.
- " One Hammamatsu and one Micron ladder studied so far.

#### Are we collecting all the charge?



Noise from data runs (this study) is equal to noise from calib runs (default) to within 10%. Default clustering loses ~10% of the charge (difficult to recover). <u>Both signal and noise are as expected.</u>

#### **Is Dynamic Pedestal Subtraction working?**

long range charge correlations:  $L2(\varphi$ -side)



#### **Silicon Performance: Level 2 Trigger**









Andrei Loginov

#### Silicon used in preliminary physics analyses



Silicon not aligned, several ladders not working in this dataset.



Basic Alignment only: barrel, wedge, ladder. No sensor level (bows, twists, yaw, pitch...)



Jpsi from B-decays



#### Up Next: L00



#### **Layer00 Construction Issues**

# Cables, shielding, noise.



Some L00 ladders have large pickup noise that must be filtered out offline.

![](_page_36_Figure_0.jpeg)

#### Luminosity with Tevatron store number

![](_page_37_Figure_2.jpeg)

### **CDF Silicon In Good Shape**

- " In 2000, CDF management was considering "descoping" measures.
  - Don't build Layer 4 (one of two SVX stereo layers).
- " We elected to build the full detector, gambling that the Tevatron would turn on slowly, with lots of low luminosity running allowing us to commission. We won that gamble.
  - But commissioning a detector in "full publicity" mode is tough.
- Few large problems remain (ISL cooling, L00)
   but Silicon is mostly ready for physics.

# Conclusion

- " CDF Silicon is working. Some problems remain, work-arounds will be needed.
- " Double-sided silicon is a hassle. *Let's not do it again*. Two separate sensors don't add much to the material budget.
- New detectors (CMS, Atlas) will have huge amounts of silicon.Boutique methods used so far will fail.
- " SM, MSUSY Higgs within reach. Higgs working group neglected:
  - Layer 00.
  - Z tracking.
  - SVT in Level 2 Trigger.
- Let's find the Higgs before LHC turnon (CDF+D0 effort needed).